Talk:Universal Verification Methodology

This article is within the scope of WikiProject Technology, a collaborative effort to improve the coverage of technology on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.TechnologyWikipedia:WikiProject TechnologyTemplate:WikiProject TechnologyTechnology

Electrical engineering Low‑importance

	Engineering portal This article is within the scope of WikiProject Electrical engineering, a collaborative effort to improve the coverage of Electrical engineering on Wikipedia. If you would like to participate, please visit the project page, where you can join the discussion and see a list of open tasks.Electrical engineeringWikipedia:WikiProject Electrical engineeringTemplate:WikiProject Electrical engineeringelectrical engineering
Low	This article has been rated as Low-importance on the project's importance scale.

History

Latest comment: 1 year ago1 comment1 person in discussion

Should be expanded to include origins from:

Synopsys: RVM (Vera), VMM (SystemVerilog)
Cadence: eRM ("e") from Verisity, URM
Mentor: AVM (ideas from SystemC)

OVM was a merger of Cadence's (eRM/URM) and Mentor's AVM. UVM was a final merge of OVM and Synopsys's VMM.

References:

https://qr.ae/p2Ttgp

Picture:

https://qr.ae/p2TtUD

Brian (talk) 23:59, 30 July 2024 (UTC)Reply

Add topic